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CHAPTER 1 
INTRODUCTION 
In order to realize higher-speed and higher packing density CMOS circuits, the 
dimensions of MOSFET transistors have continued to shrink according to the scaling law 
proposed in [1]. However, the low-voltage and low-power for submicron VLSI 
applications have become rather significant as a result of extremely large integration.  
Consequently, scaling of MOS dimensions is important in order to achieve higher-
performance and higher-functional VLSI’s. The gradual channel approximation used for 
long-channel MOSFET to develop the square-law V-I characteristics of the MOSFET is 
not suitable for modern short-channel devices.  
It is well known that, as the channel length is reduced, the so-called short-channel effects 
arise. However, the short-channel effects are often attributed to the limitation imposed on 
electron drift characteristics in the channel and the modification of the threshold voltage. 
In particular, the short-channel effects can be physically classified by the so-called drain 
induced barrier lowering, surface scattering, velocity saturation, impact ionization and 
hot electrons. When the transistor size scaled down to deep nanometres, the traditional 
square-law characteristic and models cannot be used. Second order effects play an import 
role in short-channel MOSFET and cannot be ignored, otherwise the accuracy of the 
design will be degraded very much. More details about the second order effects are given 
below.   
2 
 
1.1 Short-channel MOSFETs and Second Order Effects 
As circuits are designed using short-channel MOS transistors, second order effects 
become more important and require modifications to the MOS models or a way to 
compensate for the errors due to these effects. The main effects that can be compensated 
for are the channel length modulation, body effect and the carrier mobility reduction. 
1.1.1 Channel- Length Modulation  
The drain current equation including the channel length modulation only is given by: 
 (1.1)  
Where  is the transconductance parameter, VGS is the gate-source voltage, 
VTH is the threshold voltage, VDS is the drain to source voltage, and  is the channel length 
modulation factor given by: 
LV A'
1
  (1.2)  
where  is the value of entirely process-technology [2], L  is channel length. 
Channel length modulation is considered one of several short-channel effects in 
MOSFETs. It is well known that the channel length modulation factor () increases as the 
channel length decrease as shown in table (1.1) [2].  
   DSTHGSD VVVI 

 1
2
2
L
W
Coxn 
AV '
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Table 1.1 Channel length modulation factor for nMOS and pMOS in various technologies  
CMOS Technology  nMOS  pMOS 
0.8µm 0.04v
-1 0.05v-1 
0.5µm 0.05v
-1 0.1v-1 
0.18µm 0.2v
-1 0.166v-1 
 
1.1.2 Body Effect  
 In MOS transistor, the body effect occurs when the source terminal is not connected to 
the substrate or body terminal which is usually connected to the most negative power 
supply in an NMOS transistor and to the most positive in a PMOS transistor. The 
resulting reverse-bias voltage between the source and the body (VSB) in an NMOS circuit 
will have an effect on the drain current of the MOS transistor [2]. 
Body effect is related to threshold voltage by the following equation: 
 bSBbTHOTH VVV  2)2(   (1.3)  
Where VTH is the threshold voltage, VTHO is the zero-bias threshold voltage, γ is the body-
effect coefficient, and b is the bulk potential. It is clear from equation (1.3) that the 
threshold voltage VTH increases as the source-substrate voltage (VSB) increases.  
1.1.3 Temperature Effect 
The drain current of the MOS transistor is temperature sensitive, due to the sensitivity of 
the threshold voltage VTH and transconductance parameter β to temperature variation, 
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with reference to equation (1.1) as temperature increases, the magnitude of VTH and β 
decrease. The decrease in VTH causes the drain current to increase. At the same time, a 
decrease in β causes the drain current to decrease. However, at small VGS, VTH dominates 
and the drain current increases with increasing temperature. At higher VGS, β dominates 
and the drain current decreases with increasing temperature. Figures (1.1) and (1.2) show 
how the drain current variation with temperature in a long-channel and short-channel 
CMOS technology respectively [3].              
 
Figure 1.1 Long-channel drain current change with temperature [3] 
 
 
Figure 1.2 Short-channel drain current change with temperature [3] 
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1.1.4 Carrier Mobility Reduction 
The gradual channel approximation used earlier to develop the square-law current-
voltage characteristics of the MOSFET is not suitable for modern short-channel devices. 
The electric field under the gate oxide can no longer be treated in a single dimension. In 
addition, the velocity of the carriers drifting between the channel and the drain of the 
MOSFET can saturate and an effect called carrier velocity saturation (Vsat). The average 
drift velocity (v) of an electron plotted against electric field (E) is shown in Figure (1.3). 
When the electric field reaches a critical value (Ecril) the velocity saturates at Vsat that is 
the velocity cease to increase with increasing electric field. The ratio of electron drift 
velocity to applied electric field is the electron mobility [3] as the following equation; 
E
v
  (1.4)  
 
Figure 1.3 Drift velocity plotted against electric field [3] 
 
With reference to Figure (1.3), above the Ecril, the mobility starts to decrease, whereas 
below Ecril, the mobility is essentially constant.  
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However, at large gate-source voltage, the high electric field developed between the gate 
and the channel confines the charge carrier to a narrower region below the oxide-silicon 
interface, leading to more carrier scattering and hence lower mobility. Since scaling has 
substantially deviated from the constant-field scenario, small-geometry devices 
experience significant mobility degradation. An empirical equation modelling mobility 
reduction is given by; 
 THGS
eff
VV 




1
0  (1.5)  
Where µeff is the mobility reduction parameter, µ0 denotes the low-field mobility and θ is 
a fitting parameter roughly given by: 
1
710 







 V
tox
  (1.6)  
Where tox is gate oxide thickness [4], typical values of θ is about 0.25 V
-1
. 
In short-channel MOSFET, the drain current of a MOS transistor operating in saturation 
is given by; 
 
 THGS
THGS
D
VV
VV
I





12
2
 (1.7)  
According to equation (1.7), the term (VGS - VTH) voltage can be written as; 



 DDD
THGS
III
VV
2
2






  (1.8)  
Since the drain current is in µA, then; 
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












 DD II 2
2
 (1.9)  
Using equation (1.9), equation (1.8) can be rewritten as; 

 DD
THGS
II
VV
2
  (1.10)  
As a result, when using short-channel MOS transistors, ignoring the carrier mobility 
reduction will lead to error in the drain current and hence degrade the accuracy of the 
designed circuits. Consequently something has to be done to compensate for these errors. 
This work will focus on the compensation of the error due to carrier mobility reduction in 
MOS translinear loop based analog computational circuits. 
 
1.2 Current-mode Circuits Based on MTL Principle 
MOSFET translinear loop (MTL) principle defined as a loop with an even number of 
transistors, with as many gate-source connections arranged clockwise as the number of 
gate-source connections in counterclockwise configuration. The MTL principle was 
developed by [5] and [6]. Circuits based on MTL using short-channel MOSFET suffer 
from second order effects such as channel length modulation, body effect and carrier 
mobility reduction. The effect of channel length modulation can be ignored if the supply 
voltage is reduced. Also the effect of body can be ignored if the source terminal is 
connected to the substrate. But, this is not the case for the reduction in carrier mobility. 
Something has to be done to cancel/minimize the error due to this effect, otherwise all 
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circuits designed using the MTL principle will have a poor accuracy. As an illustration of 
this effect, consider the four transistors translinear loop shown in Figure (1.4). 
 
Figure 1.4 MTL loop 
According to the MTL principle, 
 
ccw
GS
cw
GS VV  (1.11)  
Where the subscripts cw and ccw indicate the devices connected clockwise and 
counterclockwise in the loop respectively. 
The loop voltages are given by: 
4321 GSGSGSGS VVVV   (1.12)  
Assuming the carrier mobility reduction and channel length modulation effects are 
ignored, the drain current equation of MOS transistors in the saturation region is given 
by: 
 
M2
I2
M1
M3
M4
I1
I3
I4
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 2
2
THGSD VVI 

 (1.13)  
From equation (1.13), VGS can be written as: 
TH
D
GS V
I
V 

2
 (1.14)  
Substituting equation (1.14) into equation (1.12) and assuming matched transistors and 
neglecting the body effect, then; 
4321 DDDD IIII   (1.15)  
Equation (1.15) is the main idea in the design of analog computational circuits. If the 
carrier mobility reduction is not ignored, which is the case for short-channel MOS 
transistor; equation (1.7) will be used.  
It is clear from equation (1.16) that it is difficult to express VGS as a closed form function 
of the drain current. Thus it is not possible to obtain an equation similar to equation 
(1.15). Consequently, it will not be possible to get an accurate computational circuit 
without compensating the error resulting from the carrier mobility reduction. The same 
problems apply to other current-mode circuits. This work will focus on developing a 
solution to cancel/minimize errors due to carrier mobility reduction and apply the 
proposed solution to some predesigned CMOS current-mode analog computational 
circuits. 
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1.3 Motivation 
It is well known that scaling down transistor size reduced chip size, lower gate delays, 
allowing higher frequency operation and reduce the power consumption. Associated with 
these benefits some unwanted side effects known as second order effects are introduced. 
The carrier mobility reduction is one of these unwanted effects. The motivation of this 
thesis is to cancel/minimize the error in short-channel MOSFET circuits resulting from 
carrier mobility reduction to improve the accuracy in analog computational circuits 
designed based on MTL principle. Consequently the objective of this thesis is to design 
current-mode CMOS analog circuits such as (square-rooting circuit, squaring circuit and 
multiplying circuit) that are reduced the short-channel effect caused carrier mobility 
reduction. 
 
1.4 Research Problem Statement 
Many current mode CMOS analog computational circuits using MOSFET have been 
reported in the literature. Most of them were developed for long-channel, in which carrier 
mobility reduction is ignored, using simple long channel MOSFET model. This cannot be 
applied to short-channel MOS transistor because carrier mobility reduction of the MOS 
transistor changes with its gate-source voltage as stated previously.  
In short channel MOS transistor, second order effects become more important and require 
modifications to the MOS models or a way to compensate for the errors due to these 
effects. In this thesis, a new method to minimize/cancel errors due to carrier mobility 
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reduction based on MTL is developed. Some CMOS current-mode analog computational 
circuits are designed using this approach. 
 
1.5 Thesis Organization 
The thesis is divided into four chapters and its outline is described as given below: 
 Chapter 1: Introduction. 
This chapter presents various types of second order effects, current-mode circuits based 
on MTL principle, motivation, research problem statement and the outline of thesis. 
 Chapter 2: Literature Review. 
Chapter 2 summarizes previous work of CMOS analog computational circuits such as 
square-rooting, a squaring and multiplying 
 Chapter 3: Design and Simulation of Current-Mode CMOS Analog 
Computational Circuits. 
In this chapter using the proposed technique, some CMOS analog computational circuits 
such as square-rooting, a squaring and multiplying are redesigned and simulated to 
overcome the errors of the output current caused by carrier mobility reduction. 
 Chapter 4: Conclusion and Future Work. 
Finally in Chapter 4, the thesis conclusion is provided along with recommended future 
studies and extensions. 
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CHAPTER 2 
LITERATURE REVIEW 
2.1 Introduction  
The demand for low-voltage and low power current-mode circuit design has been widely 
increasing, especially for battery powered applications. However, high accuracy and 
large dynamic range over wide range frequencies of analog circuits are needed. The 
CMOS technology is the best choice for these requirements and is the desirable basis for 
the most complex analog signal processing. Therefore, CMOS analog computational 
circuits with nonlinear functions may greatly enhance signal processing capability such 
as waveform generation, fuzzy control, neural network, adaptive filtering, analog to 
digital (A/D) converter, RMS-averaging, frequency translation and modulation [7]–[12]. 
These circuits have been gained attention to be able to exploit the potential of current-
mode analog signal processing, providing attractive and best solution for many circuits 
and system problems. 
2.2 Analog Computational Circuits 
A number of CMOS analog computational circuits such as square-rooting, squaring and 
multiplying circuits have been presented in many literatures [7]–[21]. Some of them are 
the voltage-mode[7], [16] and some other are the current-mode [8], [9]. In addition, 
analog computational circuits designed using MOSFET operating in strong inversion can 
13 
 
be classified based on the transistor mode of operation, linear [11], [17] and saturation 
[13]–[15]. There are different approaches used to   design analog computational circuits. 
One approach is based on MOSFET translinear loop  (MTL) and it is the most commonly 
used [18]–[21]. The starting point in designing such circuits is the use of the square-law 
drain current equation of the MOS transistor. This model can’t be used in circuits 
designed using a short-channel MOS transistors, where second order effects should be 
considered. In the next section, literature survey on the previous work done in the design 
of some current mode analog computational circuits using MOSFET in strong inversion 
will be presented. More attention will be given to the compensation techniques used for 
the error caused by carrier mobility reduction. 
2.2.1 Square-rooting Circuit 
A square-rooting circuit is one of the useful analog building blocks used in measurement, 
instrumentation and neural networks [22]–[25]. For instance, it can be used to calculate 
the r.m.s value of an arbitrary waveform [22] and the Euclidean distance between two 
vectors [23]. In the past, the square-rooting circuit is realized using operational amplifiers 
(Op-Amp) and bipolar junction transistors (BJT) [26],[27]. The frequency performance of 
this approach is limited by the bandwidth of the Op-Amp. There are many voltage-mode 
and current-mode square-rooting circuit based on MOS transistors that are used in the 
implementation of several analog building blocks such as differentiators [28]–[30], 
integrators [31], oscillators [32]–[34], and filters [35]–[38]. The current mode geometric-
mean has been realized using square-root-domain block [36], [37]. However, the current-
mode multiplier-divider circuit has been realized using both geometric mean and squarer-
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divider block [39], [40]. All the previously mentioned designs used the simple long-
channel transistor model and hence, second order effects are ignored. 
In addition, several CMOS square-rooting circuits were realized based on a square-law 
model of the MOS transistor operating in saturation region [41]–[51]. A new current-
mode squaring circuit that reduces short-channel effect caused by carrier mobility 
reduction was proposed in [52] and is shown in Figure (2.1) . A transistor (M18) added 
between the gates of transistors M2 and M3 is used as an active resistor to compensate 
for error due to the carrier mobility reduction. In this case, the output current will flow 
through this transistor, so a new voltage term will be added to the MTL to cancel the 
error in the output. The drawback of this approach is that a controllable voltage (VC) is 
required. Also, changes in the drain-source voltage (VDS) of the transistor (M18) cause 
variations in the resistance value which degrades the accuracy of the circuit. 
 
Figure 2.1 Current-mode MOS square-rooting circuit [52] 
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Table (2.1) summarizes the performance parameters for various CMOS square-rooting 
circuits designed using short-channel MOSFETs. 
Table 2.1 Summary of various CMOS square-rooting circuits 
Ref. 
Public. 
Year 
Type 
(In/Out) 
Tech. 
Supply 
Voltage 
Input 
Range 
Power 
Cons. 
Relative 
Error 
-3 dB 
Frequency 
Area 
[48] 2009 CI/CO 0.35 µm 3V - - - - - 
[49] 2009 CI/CO 0.18 µm 1.5V 40 µA - - - - 
[50] 2010 CI/VO 0.25 µm ±0.7V 50 µA 1.4 (µW) 0.55% - - 
[51] 2007 VI/CO 0.25 µm 1.8V - 145 (µW) 2.5% 158 MHz 410µm
2 
[52] 2007 CI/CO 0.35 µm 3.0V 10µA - 1.26% - - 
 
2.2.2 Squaring Circuit  
The squaring circuit is another important building block used in analog signal processing 
applications, such as RMS-DC converters, pseudo-exponential cells, CMOS companding 
filters, fuzzy control, multipliers, …etc.[53]–[57].  
Squaring circuits designed using MOSFETs in saturation can be classified in two 
categories. The first one is the direct approach  using MTL [53], [58]. The second 
approach uses the analog multiplier to obtain the squaring output. This multiplier can be 
designed with MOS transistor operating in saturation region [59] or both saturation and 
triode region [60]. In [61] a CMOS current-mode squaring circuit is proposed and is   
shown in Figure (2.2). The main advantage of this approach it is insensitive to the 
threshold voltage variation caused by body effect, but this circuit suffers from error due 
to the carrier mobility reduction effect. 
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Figure 2.2 Current-mode MOS squaring circuit [61] 
 
In reference [62], a new current-mode squaring circuit that reduces short-channel effect 
caused by carrier mobility reduction was proposed and is depicted in Figure (2.3). This 
approach used the same approach presented in reference [52] to compensate for the 
carrier mobility reduction, so it has the same drawbacks that is mentioned regarding the 
circuit in reference [52]. 
 
Figure 2.3 Current-mode MOS squaring circuit [62] 
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In [63] a high precision MOS translinear loop based squarer/divider circuit free from 
mobility reduction is proposed. In this approach, small resistor is added in the MTL path 
to compensate for the error due to carrier mobility reduction as shown in Figure (2.4).  
The main drawbacks of this design are the increase in the silicon area and the power 
consumption of the circuit. 
 
Figure 2.4 Current-mode MOS squaring circuit [63] 
 
The summary of the performance parameters of various MOS squaring circuits using 
short-channel MOSFET is listed in Table (2.2) 
Table 2.2 Comparison of different CMOS squaring circuits in short-channel 
Ref. 
Public. 
Year 
Type 
(In/Out) 
Tech. 
Supply 
Voltage 
Input 
Range 
Power 
Cons. 
Relative 
Error 
-3 dB 
Frequency 
Area 
[51] 2008 VI/CO 0.25µm 3.3V ±1.0 V 90µW 3% 200MHz 340(µm2) 
[61] 2011 CI/CO 0.25µm 1.4V ±40µA 72.6µW 1.9% 0.03MHz - 
[62] 2007 CI/CO 0.35µm 3V 7µA - - 50MHz 1500(µm2) 
[63] 2011 CI/CO 0.35µm - 40µA - - - - 
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2.2.3 Multiplying Circuit 
Analog multiplying is a basic building block used in many analog signal processing 
applications such as adaptive equalization, waveform generation, modulators, phase 
detectors, and other signal processing circuits [64]–[69]. The main performance 
properties of the required multiplying function are accuracy, wide bandwidth, large 
dynamic range, low supply voltage, low power and low distortion. The most famous 
bipolar analog multiplying design is reported by Gilbert [70], [71]. A CMOS version of 
Gilbert cell based multiplier is reported in [72], [73]. Recently, some work has been 
carried out in the area of CMOS analog multiplier design [74]–[76]. Square-law model of 
the MOS transistor operating in the saturation region is used to realize these circuits. 
Also, some of CMOS multiplying circuits were designed using MOS transistors operating 
in the linear region [77]–[79]. 
Several CMOS multiplying circuits were designed using    short-channel MOSFET but 
they didn’t compensate for the error due to carrier mobility reduction [20], [51], [61], 
[80]–[82]. Therefore, the accuracy of these circuits is degraded. A few CMOS analog 
multiplying circuit ware designed to reduce the second order effects such as body effect 
[61] and carrier mobility reduction [83]–[86] or both [85]. 
In [84], [85] a CMOS analog multiplier free from carrier mobility reduction is proposed. 
With reference to Figure (2.5), the input cell is formed by transistors M1-M4 which have 
the same fixed gate-source voltage. Hence, the linearity of the CMOS analog multiplier is 
independent of the mobility reduction. The main disadvantage of these approaches is that 
circuits are voltage-mode; therefore dynamic range will be limited. 
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Figure 2.5 Multiplier cell [85] 
 
In reference [86] a novel high-precision current-mode multiplier/divider is proposed. This 
multiplier was designed based on both square-rooting and squaring circuits as depicted in 
Figure (2.6). Two resistors R1 and R2 are used in the MTL path to compensate for the 
error due to carrier mobility reduction.  These resistors increase   the silicon area and the 
power consumption of the circuit. 
 
Figure 2.6 Current-mode MOS multiplying circuit [86] 
 
Table (2.3) summarizes the performance parameters of various multiplying circuits 
designed using short-channel MOSFETs. 
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Table 2.3 Summary of various CMOS multiplying circuits in short-channel 
Ref. 
Public. 
Year 
Type 
(In/Out) 
Tech. 
Supply 
Voltage 
Input 
Range 
Power 
Cons. 
Relative 
Error 
-3 dB 
Frequency 
Area 
[20] 2009 CI/CO 0.35µm 3.3V ±10µA 240µW 1.15% 44.9MHz - 
[61] 2011 CI/CO 0.25µm 1.4V 7µA 32.4µW - 249MHz - 
[80] 2009 CI/CO 0.35µm 3.3V ±10µA 340µW 1.1% 41.8MHz - 
[81] 2010 CI/CO 0.35µm 1.5V ±20µA 1010µW 6.4% 343MHz 18603µm
2 
[82] 2012 CI/CO 0.25µm 2.5V ±10µA 168µW - 278MHz 331.5µm
2 
[86] 2009 CI/CO 0.35µm 3V 10µA - - 44MHz 10000µm
2 
 
2.3 Conventional Analog Computational Circuits 
In this section, the conventional current-mode design of square-rooting, squaring and 
multiplying circuits will be explained. These cells will be used as a core cells in the 
proposed designs. More detail about every design will be given in the next sections. 
2.3.1 Square-rooting Circuit 
The conventional current-mode square-rooting circuit also known as geometric mean cell 
have two inputs (I1 , I2) and one output ( ) as shown in Figure (2.7). 
 
Figure 2.7 Block diagram of the current-mode square-rooting circuit 
21IIIout 
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In [52] a conventional current-mode square-rooting circuit is reported and is shown in 
Figure (2.8). Assuming the aspect ratios of transistors M1-M4 are chosen to be β1= β2= β 
and β3= β4= 2β where β is the trasconductance parameter of the pMOS transistor. 
Appling MTL around transistors M1-M4 yield: 
 (2.1)  
Assuming that the carrier mobility reduction and channel length modulation effects are 
ignored, the drain current of the transistor in the saturation region is given by: 
 
Figure 2.8 Conventional current-mode square-rooting circuit [52] 
 
 (2.2)  
From equation (2.2), VGS can be written as: 
 (2.3)  
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Where IDi is the drain current in the transistor Mi; 
Combining equations (2.1) and (2.3) and assuming all transistors are identical and 
neglecting body effect the following equation is obtained: 
 (2.4)  
According to Figure (2.8), the drain current of M3 and M4 are the same and squaring 
both sides of equation (2.4), the drain current of M3 can be expressed as: 
 (2.5)  
The second term to the right of equation (2.5) is canceled by proper selection of the 
aspect ratios for M9 and M10, so the output current is given by: 
 (2.6)  
Equation (2.6) confirms that the output current Iout is the square-root of the multiplying 
input currents (I1, I2). 
2.3.2 Squaring Circuit 
A conventional current-mode squaring circuit based on MTL is proposed in [44] and is 
shown in Figure (2.9). The aspect ratios of transistors M1- M4 are selected such that β1= 
β2= 2β and β3= β4= β where β is the trasconductance parameter of the PMOS transistor. 
Writing MTL around transistors M1- M4, then: 
4321 22 DDDD IIII 
 21213
2
1
IIIII 
  21213
2
1
IIIIIIout 
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 (2.7)  
Assuming matched transistors and neglecting the second order effects are negligible. The 
following equation can be obtained: 
 (2.8)  
where IDi is the drain current in transistor Mi; 
 
 
Figure 2.9 Conventional current-mode squaring circuit [44] 
 
According to Figure (2.9), the drain currents of M1 and M2 are the same and equal I∑, the 
equation (2.8) can be rewritten as: 
 (2.9)  
If the following condition is imposed: 
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 (2.10)  
Combining equations (2.9) and (2.10) and squaring the result for twice, the drain current 
for M5 is given by: 
 (2.11)  
According to the circuit schematic in Figure (2.9), the output current of the circuit is: 
 (2.12)  
Combining equations (2.11) and (2.12) to get: 
 (2.13)  
Equation (2.13) confirms that the output current Iout is the square of the input current Ix. 
2.3.3 Multiplying Circuit 
A conventional current-mode multiplying circuit can be obtained in two ways. The first 
way is based on both square-rooting and squaring circuits as depicted in Figure (2.10) 
[87]. The output current is given by: 
 (2.14)  
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Figure 2.10 Block diagram of the multiplying circuit [87] 
 
The other way to obtain multiplying circuit is based on two squaring circuits and one 
subtracting circuit as illustrated in Figure (2.11). It is easy to show that the output current 
is given by: 
 (2.15)  
 
Figure 2.11 Block diagram of the multiplying circuit 
 
The main advantage of using the square-difference identity in the multiplying circuit is to 
cancel the offset error. In order to implement a current-mode multiplying circuit, two 
squaring and subtracting circuits must be designed. According to Figure (2.11), if the 
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input current is (Ix+Iy) or (Ix-Iy) instead of Ix, the output current can be expressed as:
    or    .  
With the reference to Figure (2.11), the output current of the multiplying circuit is: 
 (2.16)  
It is easy to show that the output current is given by: 
 (2.17)  
It is clear that, all the above circuits didn’t consider the cancellation of the error due to 
carrier mobility reduction which degrades the accuracy of these circuits. 
 
2.4 Research Goals 
 
The main objective of this work is to investigate the feasibility of finding solutions for 
reducing/cancelling errors due to carrier mobility reduction in short-channel MOSFETs 
operating in strong inversion. Using this proposed technique, some analog computational 
circuits such as square-rooting, a squaring and multiplying will be redesigned and 
simulated. 
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CHAPTER 3 
DESIGN AND SIMULATION OF CURRENT-MODE CMOS 
ANALOG COMPUTATIONAL CIRCUITS 
3.1 Introduction  
As stated before, second order effect in short-channel MOSFET will degrade the 
accuracy of the design. In this work, CMOS conventional current-mode that consisted of 
square-rooting circuit, squaring circuit and multiplying circuit using MTL principle in 
strong inversion are redesigned to minimize the errors generated by carrier mobility 
reduction. The proposed circuits that would be adopted must have a good linearity, small 
silicon area, low power supply, low power consumption and wide bandwidth.  
3.2 Current-mode Square-rooting Circuit  
In this section, the proposed current-mode square-rooting circuit will be discussed. 
However, simulation results and mismatch analysis will be carried out. Summary of 
performance comparison will be given as well.   
3.2.1 Proposed Current-mode Square-rooting Circuit 
The proposed current-mode square-rooting circuit using short-channel MOSFETs with 
compensation for error resulting from carrier mobility reduction is realized. The 
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conventional current-mode square-rooting circuit which is given in Figure (2.8) is 
modified as shown in Figure (3.1). 
 
Figure 3.1 Proposed current-mode CMOS square-rooting circuit 
With the reference to the Figure (3.1), the input current can be applied via M6 as Iy or via 
M8 as Ix. If the input current is negative, use Iy as the input and Ix as a bias current and 
vice versa.  
Writing MTL around transistors M1-M4 to get: 
4321 SGSGSGSG VVVV   (3.1)  
If the carrier mobility reduction is taken into consideration, the MOS drain current is 
given by: 
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Where,  is a fitting parameter and   is the transconductance of the MOSFET. 
 VDD
M2
M6 M7
M12M8 M9 M10
M5 M15
M16
Ix
IyIy
ID4
Ix
ID3
M3
M4
M1 Iy
M11 M13
M14
Ix Iy
(Ix+Iy)
ID15=ID3
1/2Ix1/2Iy
M18
yxout III 
yx II 
M17 M19
GND
RL
29 
 
With reference to equation (1.10), it is easy to show that: 
THV
DIDI
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
 2
 (3.3)  
Combining equations (3.1) and (3.3) to get: 
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where, IDi is the drain current for transistor Mi. Assuming that β1= β2= β, β3=β4=2β, and 
θ1=θ2=θ3=θ4=θ. With the reference to Figure (3.1), ID1=Ix and ID2=Iy, then equation (3.4) 
can be rewritten as: 


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

 4433
22
22 DDDDyyxx IIIIIIII   (3.5)  
Since the drain current of transistors M3 and M4 are the same, equation (3.5) can written 
as: 
    33
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If we force the following condition: 
 
3Dyx III 



 , then; 
yxD III 3  (3.7)  
Combining equations (3.6) and (3.7) to get: 
  3
2
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1
Dyx III

  (3.8)  
Squaring both side of equation (3.8) to get: 
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 
3442 Dyxyx IIIII   (3.9)  
Equation (3.9) can be rewritten as: 
2
3
yx
yxD
II
III

  (3.10)  
The second term to the right of equation (3.10) is subtracted using M13 and M14 as 
shown in Figure (3.1), then the output current is given by: 
yxout III   (3.11)  
If the current Iy is kept fixed, equation (3.11) can be rewritten as: 
xout IKI   (3.12)  
Where 
yIK   
It is clear that equation (3.12) implements square-rooting circuit that is free of errors due 
to carrier mobility reduction. 
However, the proposed circuit shown in Figure (3.1) uses basic MOS current mirrors. In 
such mirrors, it is easy to examine the effect of the carrier mobility reduction. For 
example, transistors M8 and M9 form a current mirror. The drain current of transistors 
M8 and M9 can be written as: 
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But VGS8=VGS9, and assuming θ8= θ9, the ratio of the drain currents of M8 and M9 is 
given by: 
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Equation (3.15) can be rewritten as: 
89 DD II   (3.16)  
This means there is no carrier mobility reduction error coming from current mirrors. 
3.2.2 Simulation Results 
The proposed square-rooting circuit was simulated using Tanner T-Spice in 0.18µm 
CMOS technology. The circuit is operating from 2V power supply. The aspect ratios of 
all transistors used for simulation are listed in table (3.1).  The bias current Iy is 3µA and 
the input current Ix is swept from 0 to 80µA. The output current was measured by forcing 
it through a load resistor RL=10kΩ. 
Table 3.1 Transistors aspect ratio used in square-rooting circuit 
W/L 
(µm) 
W/L 
(µm) 
W/L 
(µm) 
W/L 
(µm) 
M1 2.5/0.35 
M2 2.5/0.35 
M3 5.0/0.35 
M4 5.0/0.35 
M5 5.0/0.35 
M6 5.0/0.35 
M7 5.0/0.35 
M8 5.0/0.35 
M9 5.0/0.35 
M10 5.0/0.35 
M11 5.0/0.35 
M12 5.0/0.35 
M13 2.5/0.35 
M14 2.5/0.35 
M15 5.0/0.35 
M16 1.0/0.35 
M17 1.0/0.35 
M18 1.0/0.35 
M19 1.0/0.35 
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The DC transfer characteristic of the square-rooting circuit is shown in Figure (3.2). The 
figure shows the results for calculated and simulated result for both the conventional and 
the proposed design. It is clear from the figure that the simulated result for the proposed 
design is in a good agreement with calculated result. Plot of the error between calculated 
and simulated results is shown in Figure (3.3). It is clear that, the maximum relative error 
is 0.8%. The simulated maximum power consumption for the proposed circuit is 22.5µW. 
 
Figure 3.2 Simulated and calculated results for the square-rooting circuit 
 
 
Figure 3.3 Simulation result for error of DC analysis 
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Figure (3.4) shows the output current of the proposed circuit when the input current is 
triangular with 80µA peak and 1 kHz frequency. It is clear that simulated and calculated 
results are in a good agreement as well. 
 
Figure 3.4 Simulation for transient analysis of the square-rooting circuit (a) Input signal (b) Output signal  
 
However the circuit was simulated for temperature variation. The temperature was swept 
from -25C to 75C in steps of 50C and the current was compared. The simulation result 
shown in Figure (3.5) appears that the output currents at Ix equal to 80µA was 15.2µA, 
15.4µA and 15.8µA for temperatures equal to -25C, 25C and 75C respectively while 
the calculated value is   A49.151080103 66   . The maximum deviation from the 
calculated value is 0.31µA (2%) which happened at 75. In other words, the max deviation 
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is 0.004 µA per 1C. This means that the proposed circuit is a little sensitive to 
temperature variation. 
 
Figure 3.5 Simulation result for temperature variation of the square-rooting circuit 
 
The proposed square-rooting circuit was simulated for the frequency response. An AC 
input signal is applied to Ix with 3µA and the frequency is swept from 10Hz to 10GHz.  
Simulation result shown in Figure (3.6) indicates the -3dB frequency is 216MHz. 
 
Figure 3.6 Frequency response of the proposed square-rooting circuit 
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3.2.3 Mismatch Analysis 
The proposed square-rooting circuit was analyzed based on the assumption that the 
mobility parameter, transconductance parameter, threshold voltage and the channel 
length of transistors are matched. In this section, the influence of mismatch of these 
parameters in the MTL of the proposed circuit will be analyzed. Also, mismatch of 
threshold voltage and channel length of transistors in current mirrors of the proposed 
circuit will be discussed. 
3.2.3.1 Mobility Parameter Mismatch 
If it is assumed that the mobility parameters of transistors M1-M4 of the proposed 
square-rooting circuit are not perfectly matched such that: 
  21  (3.17)  
  43  (3.18)  
where θ is the mobility parameter of transistors M1-M4 and ∆θ is the mismatch term, 
then assuming perfect match on all other parameters, equation (3.6) can be rewritten as: 
       33
2
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1
DDyxyx IIIIII
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Following the same analysis as before, it is easy to show that: 
    3222
2
Dyxyx IIIII 



 (3.20)  
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If both sides are squared and the higher order terms are ignored, the drain current of M3 
is given by: 
  yxyxyxyxD IIII
II
III 22
2
3 






 (3.21)  
The second term to the right of equation (3.21) is subtracted using transistors M13 and 
M14 and the output current is given by: 
  yxyxyxout IIIIIII 22' 




 (3.22)  
which results in an absolute error given by: 
  yxyxoutouterror IIIIIII 22' 




 (3.23)  
To evaluate the error due to mobility parameter mismatch using equation (3.23), consider 
the worst case where Ix=80µA, Iy=3µA, β=86µA/V
2
, θ=0.25V-1 and (∆θ=1% of θ) 
=0.0025V
-1
, then the maximum error is 0.337µA which increase the error to 2.2%. This 
deviation confirms that the proposed circuit has acceptable range with the carrier mobility 
parameter mismatch. 
3.2.3.2 Transconductance Parameter Mismatch 
The same analysis can be performed on the transconductance parameter, β1= β2= β-∆β 
and β3= β4= β+∆β, where β is the transconductance parameter value of transistors M1-
M4 and ∆β is the mismatch term, then assuming perfect matching on all other parameters, 
the equation (3.6) can be rewritten as: 
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Following the same analysis as before, it is easy to show that: 
   
 
3
1
12
22
1
11
1
1
1
1
D
yx
yxyx
I
II
IIII































































































 
(3.25)  
It is well known that
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 if  1x . Using this approximation in equation 
(3.25) to get: 
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(3.26)  
But 


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

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
1


, then
 
equation (3.26) can be rewritten as: 
    3222
2
Dyxyx IIIII 



 (3.27)  
If both sides are squared and the higher order terms are ignored, the drain current of M3 
is given by: 
  yxyxyxyxD IIII
II
III 22
2
3 
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
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 (3.28)  
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The second term to the right of equation (3.28) is subtracted using transistors M13 and 
M14 and the output current is given by: 
  yxyxyxout IIIIIII 22' 




 (3.29)  
which results in an absolute error given by: 
  yxyxerror IIIII 22 




 (3.30)  
The current error quantity in equation (2.30) can be calculated such as: Ix=80µA, Iy=3µA, 
θ=0.25V-1, β=86µA/V2 and (∆β=1% of β) =0.86µA/V2, then the maximum error is 
0.337µA which corresponds to a relative error of 2.2%. This error appears that the 
proposed circuit has acceptable range with the transconductance parameter mismatch. 
3.2.3.3 Threshold Voltage Mismatch 
As mentioned before, the threshold voltage (VTH) depends on the source-bulk potential 
(VSB) as expressed in equation (1.3). With reference to the proposed square-rooting 
circuit shown in Figure (3.1), we can see that the bulk of all transistors except M2 and 
M4 are connected to the source, hence the source-bulk voltage (VSB) will be zero. Thus, 
these transistors will have zero-bias threshold voltage and VTH=VTHO. However in n-well 
technology, to avoid the body effect of PMOS transistors M2 and M4, the cascaded MOS 
transistor are placed in a separate wells to make VSB=0 and hence VTH=VTHO.  
If it is assumed that the threshold mismatch is distributed across both transistors M1 and 
M4 such that: 
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THTHTH VVV 1  (3.31)  
THTHTH VVV 4  (3.32)  
where VTH is the  threshold value of M1 and M4 and ∆VTH is the mismatch term, then the 
gate-source voltage of these transistors can be expressed as: 
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 (3.34)  
Combining equations (3.1), (3.33) and (3.34) yield: 
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Following the same analysis as before, it is easy to show that: 
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Dyx
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32
22
 (3.36)  
If both sides are squared and the higher order terms are ignored, the drain current of M3 
is given by: 
yTHxTH
yx
yxD IVIV
II
III  22
2
3 

  (3.37)  
The second term to the right of equation (3.37) is subtracted and the output current is 
given by: 
yTHxTHyxout IVIVIII  22'   (3.38)  
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which results in an absolute error given by: 
 yxTHoutouterror IIVIII  2'  (3.39)  
To calculate the error due to threshold voltage mismatch using equation (3.23), consider 
the worst case where Ix=80µA, Iy=3µA, β=86µA/V
2
, L=0.35µm and
mV
LW
t
V oxTH 309.0
1035.0105
101.41.01.0
66
9









, then the maximum error is 43.3nA 
which corresponds to a relative error of 0.3%.  
Again, with reference to Figure (3.1), the drain currents of M10 and M11 are forced to be 
equal to the drain current of M3 and hence the effect of carrier mobility reduction in 
MTL loop can be canceled. So, study of threshold mismatch in transistors M10 and M11 
is critical in determining the accuracy of the proposed circuit. Considering this mismatch, 
the gate-source voltage of transistors M10 and M11 is given by: 
THTH
D VV
I
GSV 

102
10  (3.40)  
THTH
D VV
I
GSV 

112
11  (3.41)  
For M8, the gate-source voltage can be written as: 
TH
x V
I
GSV 

2
8  (3.42)  
With reference to Figure (3.1), noting VGS8= VGS10, then: 
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THTH
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II
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
1022  (3.43)  
Equation (3.43) can be rewritten as: 
TH
xD V
II


22 10  (3.44)  
Squaring both sides and ignoring term of ∆VTH containing higher orders, the drain current 
of M10 is given by: 
xxD I
TH
VII  210  (3.45)  
Also for M12, the gate-source voltage can be written as: 
TH
y
V
I
GSV 

2
12  (3.46)  
Noting VGS11= VGS12, then ID11 becomes: 
yyD I
TH
VII  211  (3.47)  
Again, with reference to Figure (3.1), the drain current of M3 is given by: 
11103 DDD III   (3.48)  
Substituting equations (3.45) and (3.47) into equation (3.48)
 
to get: 
 yxTHyxD IIVIII 223    (3.49)  
Combining equations (3.6) and (3.49) to get: 
  322222 DyxTHyx IIIVII    (3.50)  
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Squaring both sides of equation (3.50) and ignoring higher order terms, the drain current 
of M3 is given by:
  
  yxTHyxTH
yx
yxD IIVIIV
II
III 

  2
2
3  (3.51)  
The second term to the right of equation (3.51) is subtracted and the output current is 
given by: 
  yxTHyxTHyxout IIVIIVIII   2'  (3.52)  
which results in an absolute error as: 
 
yxTHyxTHoutouterror IIVIIVIII   2'  (3.53)  
As an example, if Ix=80µA, Iy=3µA, θ=0.25V
-1
 and mVVTH 309.0 , the maximum error 
is 8.8nA which corresponds to a relative error of 0.06%. 
From above analysis, we can say that the output current of the proposed circuit has very 
good performance with the threshold voltage mismatch. 
Simulation Result of the Threshold Voltage Mismatch 
In short-channel MOSFET models, the effect of VTH variation cannot be modeled easily 
in T-Spice. The definition of a Gaussian distribution for VTH0 depends on the exact 
dimensions of each MOS transistor as stated in table (3.2). Hence, for modeling the 
impact of VTH variation in MOSFET, a DC voltage source device is added in series with 
the gate terminal of the device which has a Gaussian distribution with zero mean value as 
shown in Figure (3.7).  
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Table 3.2 Transistor Standard deviation of MOS parameters  
 NMOS PMOS 
 mVVTH  
LW
t NMOSox

 )(1.0
 LW
t PMOSox

 )(1.0
 
 
where ∆VTH is the threshold variation, tox is the gate oxide thickness, W and L are the 
dimension of the transistor. 
 
Figure 3.7 Modeling VTH variations using a DC voltage source with Gaussian distribution 
 
 
Figure 3.8 Monte Carlo analysis with Gaussian distribution for threshold variation 
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Simulating threshold mismatch for the proposed square-rooting circuit using the above 
method was carried out using Monte Carlo analysis. After 100 times iterations 
(Monte=100), the simulation result of threshold mismatch for the transistors M1 and M4 
shown in Figure (3.8) indicates that the corresponding maximum deviation of the output 
current is about 1.2%. This means the proposed circuit is almost insensitive to threshold 
voltage mismatch. 
3.2.3.4 Channel Length Mismatch 
The same analysis can be performed on mismatch in channel length parameter L. If it is 
assumed that transistors M1 and M4 have channel length mismatch such that: 
LLL 1  (3.54)  
LLL 4  (3.55)  
where L is the channel length value of M1 and M4 and ∆L is the mismatch term, then the 
gate-source potential of these transistors can be expressed as: 
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where 
L
W
pii k  is transconductance parameter for the transistor Mi; 
Combining equations (3.1), (3.56) and (3.57) yield: 
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Following the same analysis as before, it is easy to show that: 
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If both sides are squared and the higher order terms are ignored, the drain current of M3 
is given by: 
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(3.60)  
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The second term to the right of equation (3.61) is subtracted and the output current can be 
written as: 
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which results in an absolute error given by: 
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To calculate the error in equation (3.63), we consider Ix=80µA, Iy=3µA, θ=0.25V
-1
, 
β=86µA/V2, L=0.35µm and mL 007.0 , then the maximum error is 0.488µA which is 
equivalent to 3%.  
Study of channel length mismatch in transistors M10 and M11 is also critical in 
determining the accuracy of the proposed circuit. Considering this mismatch, the gate-
source voltage of transistors M10 and M11 is given by: 
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Where,   is defined before. 
With reference to Figure (3.1), noting VGS8= VGS10, then substituting equations (3.42) and 
(3.64) to get: 
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Since the drain current is in µA, then the drain current of M10 is given by: 
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With reference to Figure (3.1), noting VGS11= VGS12, and substituting equations (3.46) and 
(3.65), the drain current of M11 is given as: 
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Combining equations (3.48), (3.68) and (3.69)
 
to get: 
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Combining equations (3.6) and (3.70) to get: 
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Squaring both sides and ignoring higher order terms, the drain current of M3 can be 
expressed as:
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The second term to the right of equation (3.58) is subtracted and the output current is 
given by:  
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which results in an absolute error given by: 
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As an example, if Ix=80µA, Iy=3µA, θ=0.25V
-1
, β=86µA/V2, L=0.35µm and
mL 007.0 , the maximum error is 0.337µA which is equivalent to 2.2%. This means 
the proposed design has acceptable range with channel length mismatch.   
In general, circuits designed using short channel MOSFETs are sensitive to produce 
variation especially, channel length variation. Some layout techniques are usually used to 
minimize this effect. 
Simulation Result of the Channel Length Mismatch 
 
Figure 3.9 Monte Carlo analysis with Gaussian distribution for 2% channel length variation 
 
Simulation for channel length mismatch was carried out for transistors M1 and M4 in 
MTL as it is the most important block. Mont Carlo analysis was carried out for 100 times 
(Monte=100) with mean value of 0.35m and three sigma variation of (3*0.02*0.35µ) 
=0.021m. The simulation result for 2% channel length mismatch of the transistors M1 
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and M4 shown in Figure (3.9) indicates that the corresponding maximum deviation of the 
output current is about 3%. This means the proposed circuit is a little sensitive to channel 
length mismatch. 
3.2.3.5 Matching Currents in the Mirror 
With reference to the proposed square-rooting circuit shown in Figure (3.1), we can see 
that the circuit depends on basic current mirrors; therefor the accuracy of the proposed 
circuit is directly related to the accuracy of current mirrors. It is well known that, the 
threshold voltage and channel length are critical in determining the overall accuracy of 
the current mirror. In this section, the mismatch of threshold voltage and channel length 
of transistors in current mirror will be analyzed. 
 Threshold Voltage Mismatch 
To examine the effect of threshold mismatch in the current mirror, let's assume that the 
threshold mismatch is distributed across transistors M8 and M9 such that: 
THTHTH VVV 8  (3.75)  
THTHTH VVV 9  (3.76)  
Where VTH is the threshold value of M8 and M9 and ∆VTH is the mismatch term, then the 
gate-source voltage of these transistors can be written as: 
 
TH
V
TH
V
I
GSV
x


2
8  (3.77)  
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 
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V
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V
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
92
9  (3.78)  
Since M8 and M9 have the same value for VGS, then: 
   
TH
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TH
V
DI
TH
V
TH
V
I x

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922
 (3.79)  
Equation (3.79) can be rewritten as: 
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 (3.80)  
If both sides of the equation (3.80) are squared and the higher order terms are ignored, the 
relation between ID9 and Ix is given by: 
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4
1
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4
1
9
 (3.81)  
where Vov is the overdrive voltage: 
Equation (3.81) shows that as VGS decreases, the error in the mirrored currents increases 
due to threshold voltage mismatch. However, to reduce the effects of threshold voltage 
mismatch, a large overdrive voltage should be used. 
 Channel Length Mismatch 
The same analysis can be performed on the channel length parameter L, if L8=L-∆L and 
L9=L+∆L, where L is the channel length value of M8 and M9 and ∆L is the mismatch 
term, then: 
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(3.83)  
Since M8 and M9 have the same value for VGS, then: 
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922  (3.84)  
Since 




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
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L
, the difference in the currents becomes: 
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(3.85)  
Equation (3.85) confirms that as L decreases, the error in the mirrored currents increases 
due to channel length mismatch. However, to reduce this mismatch, a long-channel 
should be used. 
Table (3.3) summarizes the comparison of the performance between the proposed square-
rooting circuit and recently published works. It is clear from the table; the proposed 
circuit has a better performance than prior art in terms of input range, bandwidth and 
silicon area. However, the proposed circuit is simulated using 0.18µm CMOS technology 
and it is used transistors with short channel-length (L=0.35µm) in comparison with 
previously reported square-rooters shown in table (3.3) which used long channel- length 
transistors to reduce/cancel the error caused by carrier mobility reduction and channel 
length modulation to improve the accuracy of the designed circuits.  
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Table 3.3 Comparison table between different square-rooting circuits 
Ref. 
Public 
Year 
Type 
(In/Out) 
Tech.  
(µA) 
Minim.  
L (µm) 
Supply 
Voltage 
(V) 
Input 
Range 
(µA) 
Power 
Cons. 
(µW) 
Relative 
Error 
(%) 
-3 dB 
Frequency 
(MHz) 
Area  
(µm
2
) 
[48] 2009 CI/CO 0.35 0.7 3.0 - - - - - 
[49] 2009 CI/CO 0.18 - 1.5 40 - - - - 
[50] 2010 CI/VO 0.25 1.0 ±0.7 50 1.4 0.55 - - 
[51] 2007 VI/CO 0.25 1.2 1.8 - 145 2.5 158 410 
[52] 2007 CI/CO 0.35 0.7 3.0 10 - 1.26 - - 
This Work 2013 CI/CO 0.18 0.35 2V 80 22.5 0.8 216 141 
 
 
3.3 Current-mode Squaring Circuit  
In this section, the proposed current-mode squaring circuit will be introduced. Simulation 
results and mismatch analysis will be carried out. Finally, summary of performance 
comparison will be given. 
3.3.1 Proposed Current-mode Squaring Circuit 
The proposed squaring circuit that is reduced short-channel effect caused by carrier 
mobility reduction is shown in Figure (3.10). The conventional current-mode squaring 
circuit which is given in Figure (2.9) is modified as shown in Figure (3.10). The current 
rectifier circuit is used the cascaded mirror to cancel the channel length modulation 
effect. The proposed circuit is based on translinear loop formed by transistors (M1-M4). 
The current IB is the bias current and Ix is the input current. It will be shown that the 
output current is given by: 
B
x
out
I
I
I
8
2

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Figure 3.10 Proposed current-mode squaring circuit 
 
With reference to Figure (3.10), writing MTL around transistors M1- M4 to get: 
4321 SGSGSGSG VVVV   (3.86)  
If the carrier mobility reduction is taken into consideration, the MOS drain current is 
given by: 
 
 THGS
THGS
D
VV
VV
I





12
2
 (3.87)  
where,  is a fitting parameter and  is the transconductance parameter. Using equation 
(3.87), the gate-source voltage can be written as: 
THV
DIDI
GSV 

 2
 (3.88)  
Combining equations (3.86) and (3. 88) to get: 
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2
2
2
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1
1
1
11 2222
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




 DDDDDDDD IIIIIIII   (3.89)  
Assuming the aspect ratios of the transistors in MTL satisfy the condition β1= β2= 2β, 
β3= β4= β and θ1= θ2= θ3= θ4= θ where β is the transconductance parameter of the PMOS 
transistors and  is a fitting parameter which is equal about 0.25 V-1 for 0.18m process 
technology. 
Equation (3.89) can be rewritten as: 







 44332211 22
2
2
22
2
2
DDDDDDDD IIIIIIII   (3.90)  
With reference to Figure (3.10), the drain current of transistors M1 and M2 are the same, 
equation (3.90) can be expressed by: 
   4343 22
12
DDDDBB IIIIII 




 (3.91)  
If we force the following condition; 
 43 DDB III  



Then: 
43 DDB III   (3.92)  
Using equations (3.92), then equations (3.91) can be rewritten as: 
 43 22
12
DDB III 

 (3.93)  
Equation (3.93) can be rewritten as: 
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34 222 DBD III   (3.94)  
From the circuit schematic shown in Figure (3.10), with current Ix mirrored in transistor 
M13, the drain current of M3 is given by: 
43 DXD III   (3.95)  
Combining equations (3.94) and (3.95), the drain current for M4 is given by: 
B
xxB
D
I
III
I
822
2
4   (3.96)  
Combining equations (3.95) and (3.96) to get: 
B
xBx
B
xxB
XD
I
III
I
III
II
822822
22
3   (3.97)  
The first two terms to the right are subtracted using transistors M10 and M11 and the 
output current is mirrored via M14 and M15 to get: 
B
x
out
I
I
I
8
2
  (3.98)  
  Equation (3.98) can be written as: 
2
xout kII   (3.99)  
where, 8
BIk    
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It is clear that equation (3.99) implements squaring circuit with compensation for error 
due to carrier mobility reduction. 
3.3.2 Simulation Results 
The functionality of the proposed design is confirmed using Tanner T-spice in 0.18µm 
CMOS process technology. The bias current IB is 60 µA and the input current Ix is swept 
from -40 to 40µA. The circuit is operated from 1.5V DC supply voltage and the device 
aspect ratios of all transistors are listed in table (3.4). The output current was measured 
by forcing it through a load resistor RL=10kΩ. 
Table 3.4 Transistor aspect ratios of the squaring circuit 
W/L 
(µm) 
W/L 
(µm) 
W/L 
(µm) 
W/L 
(µm) 
M1        5.0/0.2 
M2        5.0/0.2 
M3        2.5/0.2 
M4        2.5/0.2 
M5        2.5/0.2 
M6         2.5/0.2 
M7         5.0/0.2 
M8         5.0/0.2 
M9         5.0/0.2 
M10       2.5/0.2 
M11       2.5/0.2 
M12       5.0/0.2 
M13        5.0/0.2 
M14        0.3/0.5 
M15       0.3/0.5 
M16        5.0/0.2 
M17        5.0/0.2 
M18       5.0/0.2 
M19        5.0/0.2 
M20        5.0/0.2 
 
The DC transfer characteristic of the squaring circuit is shown in Figure (3.11). The 
figure shows the results for calculated and simulated result for both the conventional and 
the proposed design. It is clear from the figure that the proposed design is in a close 
agreement with the theory. Also, Plot of the error between calculated and simulated 
results is shown in Figure (3.12). The maximum relative error is 1.2%. The simulated 
maximum power consumption for the proposed circuit is 326µW. 
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Figure 3.11 The output current of the ideal and the proposed squaring circuit 
 
 
Figure 3.12 Error between calculated and simulated 
 
Simulation for transient analysis was also carried out. The input signal is triangular with 
80µA peak-to-peak and 1MHz frequency. Figure (3.13) shows input current, the output 
current and the error between calculated and simulated result. 
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Figure 3.13 Simulation for transient analysis (a) Input signal (b) Output signal (c) Error 
 
Simulation for temperature analysis was carried out. The temperature was swept from -
25C to 75C in steps of 50C. The simulation result shown in Figure (3.14) shows that 
the maximum deviation from the calculated value is 0.68µA (20.4%) which happened at 
75C. This means that the proposed circuit is sensitive with temperature variation. 
 
Figure 3.14 Simulation result for temperature variation  
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The circuit was simulated for the frequency response. The input signal Ix is applied and 
the frequency is swept from 10Hz to 10GHz. Simulation result shown in Figure (3.15) 
indicates the upper 3dB frequency is 340MHz. 
 
Figure 3.15 Frequency response of the proposed squaring circuit 
 
3.3.3 Mismatch Analysis 
The previous analysis was carried out based on the assumption that the mobility 
parameter, transconductance parameter, threshold voltage and channel length of 
transistors are matched. In this section, the influence of mismatch of these parameters in 
the MTL of the proposed circuit will be analyzed. 
3.3.3.1 Mobility Parameter Mismatch 
If it is assumed that the mobility parameter of transistors M1-M4 of the proposed 
squaring circuit is not perfectly matched, and assuming all other parameters are matched, 
then equation (3.91) can be rewritten as: 
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(3.100)  
Following the same analysis as before, it is easy to show that: 
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 (3.101)  
Substituting equation (3.95) into equation (3.101) and squaring both side twice and 
ignoring higher order terms, the drain current of M3 is given by:
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(3.102)  
But
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The second term to the right of equation (3.103) is subtracted using transistors M10 and 
M11, and the output current is given as: 
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8
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2
 (3.104)  
which results in an absolute error given by: 
BBoutouterror IIIII



2
'  (3.105)  
To evaluate the error due to mobility parameter mismatch using equation (3.105), 
consider the worst case where IB=60µA, β=86µA/V
2
, θ=0.25V-1 and (∆θ=1% of θ) 
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=0.0025 V
-1
, then the maximum error is 0.25µA which corresponds to a relative error of 
7.5%. It is clear that
 
the mismatch in carrier mobility parameter will degrade the accuracy 
of the circuit designed using MTL approach and maybe other approach.
 
3.3.3.2 Transconductance Parameter Mismatch 
The same analysis can be performed on the transconductance parameter value of 
transistors M1-M4 of the proposed squaring circuit and the equation (3.91) can be 
rewritten as: 
     
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Following the same analysis as before, it is easy to show that: 
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(3.107)  
It is well known that
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(3.108)  
But 
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, then
 
equation (3.108) can be rewritten as: 
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Substituting equation (3.95) into equation (3.109) and squaring both side twice and 
ignoring higher order terms, the drain current of M3 is given by:
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But
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The second term to the right of equation (3.111) is subtracted using M10 and M11, and 
the output current is given as: 
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 (3.112)  
which results in an absolute error given by: 
BBoutouterror IIIII



2
'  (3.113)  
To evaluate the error due to the transconductance parameter mismatch using equation 
(3.113), we consider IB=60µA, θ=0.25V
-1
, β=86µA/V2 and (∆β=1% of β) =0.86µA/V2, 
then the maximum error is 0.25µA which is equivalent to a relative error of 7.5%. This 
means that the proposed circuit is also very sensitive to mismatch in the transconductance 
parameter. 
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3.3.3.3 Threshold Voltage Mismatch 
As stated before, the threshold voltage VTH increases as the source to substrate voltage VSB 
increases. With reference to the proposed squaring circuit shown in Figure (3.11), we can 
see that the bulk of all transistors except M2 and M4 are connected to the source, hence 
the source-bulk voltage (VSB) will be zero. Thus, these transistors will have VTH=VTHO. To 
avoid the body effect, the PMOS transistors M2 and M4 are placed in separated wells to 
make VSB=0 and hence VTH=VTHO. In the proposed circuit if we consider that a worst case 
in which transistors M1 and M4 in the MTL have threshold voltage mismatch such that: 
 
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 
TH
V
TH
VGSV
DD II


 44 2
4
 
(3.115)  
where  ∆VTH is mismatch term between VTH1, VTH4 
Combining equations (3.86), (3.114) and (3.115) yield: 
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(3.116)  
Following the same analysis as before, it is easy to show that: 
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432  
(3.117)  
With reference to Figure (3.10), the drain current of M3 is given by: 
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XDD III  43  (3.118)  
Substituting equation (3.118) into equation (3.117), squaring both sides twice and 
ignoring higher orders, the current ID3 can be expressed as: 
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But  12  BTH IV  , equation (3.119) can be rewritten as:  
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(3.120)  
The second term to the right of equation (3.120) is subtracted using transistors M10 and 
M11 and the output current is given by: 
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(3.121)  
The absolute error can be written as: 
 BX
B
THoutouterror II
I
VIII 2' 

 (3.122)  
To evaluate the error due to threshold mismatch in equation (3.122), we consider 
Ix=40µA, IB=60µA, β=86µA/V
2
, L=0.2µm, and mVVTH 41.0
102.0105
101.41.0
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, 
then the maximum error is 78.5nA which corresponds to 2.3%.  
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Again, with reference to Figure (3.11), the drain currents of M9 is forced to be equal the 
summation of drain currents of M3 and M4 and hence the effect of carrier mobility 
reduction in MTL loop can be canceled, so study of threshold mismatch for transistor M9 
is critical in determining the accuracy of the proposed circuit. The gate-source potential 
for M7 and M 9 is given by: 
TH
B V
I
GSV 
2
2
7  (3.123)  
THTH
D VV
I
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2
2
9
9  (3.124)  
With reference to Figure (3.11), VGS7= VGS9, then: 
THTH
D
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B VVV
II
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
9  (3.125)  
Equation (3.125) can be rewritten as: 
TH
DB V
II


9
 (3.126)  
Squaring both sides and ignoring higher order terms of ∆VTH, the current of ID9 can be 
expressed as: 
BTHBD IVII  29  (3.127)  
With reference to Figure (3.11), the current ID9 can be written as: 
BTHBDDD IVIIII  2439  (3.128)  
Combining equations (3.91) and
 
(3.128) to get: 
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43 2222 DDBTHB IIIVI    (3.129)  
Substituting equation (3.92) into equation (3.129) and squaring both side twice and 
ignoring higher order terms, the current ID3 can be expressed as: 
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But  12  THV , equation (3.130) can be written as: 
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The second term to the right of equation (3.131) is subtracted using transistors M10 and 
M11 and the output current is given by: 
 XBTH
B
X
out IIV
I
I
I  2
8
'
2
  (3.132)  
The absolute error can be written as: 
 BXTHoutouterror IIVIII 2'    (3.133)  
As an example, if Ix=40µA, IB=60µA, θ=0.25V
-1
, L=0.2µm, and mVVTH 41.0 , the 
maximum current error can be written as:
 
nAIerror 4.16  which is equivalent to 0.5%.  
This means the proposed circuit is a little sensitive to mismatch in the threshold voltage. 
To conclude, this mismatch in parameters will degrade the accuracy of the design and 
some layout techniques used to minimize such mismatch. 
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Simulation Result of the Threshold Voltage Mismatch 
It is well know that mismatch will degrade the accuracy of the design. In the proposed 
circuit, study of threshold mismatch for MTL was carried out for M1 and M4 as it is the 
most important block. Mont Carlo analysis was carried out for 100 times (Monte=100). 
The simulation result shown in Figure (3.16) indicates that the corresponding maximum 
deviation of the output current is about 1.3%. It is clear that the circuit is almost 
insensitive to threshold voltage mismatch.  
 
Figure 3.16 Monte Carlo analysis with Gaussian distribution for threshold variation for the squaring circuit  
 
3.3.3.4 Channel Length Mismatch 
The same analysis can be performed on mismatch in channel length parameter L. if we 
consider transistors M1 and M4 have channel length mismatch and assuming perfect 
match for all other parameters, the gate-source potential of M1 and M4 can be written as: 
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where, 
L
W
pii k  is transconductance parameter for transistor Mi; 
Combining equations (3.86), (3.134) and (3.135) yield: 
4
4
4
1
3
3
3
33
2
2
2
22
1
4
1
1 2
4
2
1 22





 























 




L
LL
I
L
LL
I
L
LL
I
L
LL
I DD
DDDD
DD IIII  (3.136)  
Following the same analysis as before, it is easy to show that; 
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Squaring both sides and ignoring higher order terms, equation (3.137) can be rewritten 
as: 
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But 

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L , then equation (3.138) can be written as: 
    4333 422244
2
DDxDBBxDB IIIIIIIII
L
L










 (3.139)  
If both sides are squared again and the higher order terms are ignored, then equation 
(3.139) can be rewritten as: 
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Assuming 
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expressed as:  
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The second term to the right of equation (3.141) is subtracted using transistors M10 and 
M11and then the output current is given as: 
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The absolute error can be written as: 
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To evaluate the error due to channel length mismatch in equation (3.143), we consider 
Ix=40µA, IB=60µA, θ=0.25V
-1
, β=86µA/V2, L=0.2µm and mL 004.0 , then the 
maximum current error is 55.6nA which corresponds to a relative error of 1.7%. 
However, study of channel length mismatch for transistors M7 and M9 is also critical in 
determining the accuracy of the proposed circuit. Assuming this mismatch, the gate-
source potential for M7 and M 9 is given by: 
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With reference to Figure (3.11), VGS7= VGS9, then: 
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Equation (3.146) can be rewritten as: 
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Then, the current of transistor M9 expressed as: 
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But 
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Combining equations (3.91) and
 
(3.149) to get: 
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Substituting equation (3.92) into equation (3.150) and squaring both side twice and 
ignoring higher order terms, then equation (3.150) can be rewritten: 
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The second term to the right of equation (3.152) is subtracted using transistors M10 and 
M11 and then the output current is given as: 
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which results in an absolute error given by: 
BBoutouterror II
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To evaluate the error due to channel length mismatch considering the worst case of all 
parameters in equation (3.154) is, for example, IB=60µA, θ=0.25V
-1, β=86µA/V2, 
L=0.2µm and mL 004.0 , The maximum error is 0.25µA which is equivalent to 
7.5%.
 
It is clear that the output current of the proposed squaring circuit is very bad performance 
with channel length mismatch. To avoid this deviation, an accurate fabrication process is 
highly necessary. 
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Simulation Result of the Channel Length Mismatch 
Also the channel length mismatch for MTL was carried out for transistors M1 and M4. 
Mont Carlo analysis was carried out for 100 times (Monte=100) with mean value of 
0.2m and three sigma variation of 0.012m (0.02 channel length variation). The 
simulation result shown in Figure (3.17) indicates that the corresponding maximum 
deviation of the output current is about 2%. It is clear that the maximum error results due 
to the channel length mismatch is within the acceptable range. 
 
Figure 3.17 Monte Carlo analysis with Gaussian distribution for the squaring circuit 
 
Summary of the comparison is shown in table (3.5). The performance of the proposed 
squaring circuit compared with recently published works. It is clear that the proposed 
circuit has a better performance in terms of relative error, bandwidth and silicon area. 
However, the proposed circuit is simulated using 0.18µm CMOS technology and it is 
used transistors with shorter channel-length (L=0.2µm) in comparison with previously 
published works shown in table (3.5) which used long channel-length transistors to 
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reduce/cancel  the error caused by carrier mobility reduction and channel length 
modulation, and hence improve the accuracy of the designed circuits. 
Table 3.5 Comparison between the proposed squaring and previously reported works 
Ref. 
Public 
Year 
Type 
(In/Out) 
Tech.  
(µm) 
Minim.   
L (µm) 
Supply 
Voltage 
(V) 
Input 
Range 
(µA) 
Power 
Cons. 
(µW) 
Relative 
Error 
(%) 
-3 dB 
Frequency 
(MHz) 
Area  
(µm
2
) 
[51] 2008 VI/CO 0.25 1.2 3.3 ±1.0V  90 3.0 200 340 
[61] 2011 CI/CO 0.25 0.5 1.4 ±40 72.6 1.9 0.03  
[62] 2007 CI/CO 0.35 0.7 3.0 7.0 - - 50 1500 
[63] 2011 CI/CO 0.35 2.0 - 40 - - - - 
This 
Work 
2013 CI/CO 0.18 0.2 1.5 ±40 326 1.2 340 76.5 
  
3.4 Current-mode Multiplying Circuit 
In this section, the proposed current-mode multiplying circuit will be discussed. 
Simulation results and mismatch analysis will be presented. Finally, summary of 
performance comparison between the propose circuit and previously published work will 
be given. 
3.4.1 Proposed Current-mode Multiplying Circuit 
The proposed current-mode multiplying circuit is shows Figure (3.21). The principle of 
operation of the multiplier is based on the square-difference which is defined by the 
following formula: 
    XYYXYX 422   (3.155)  
74 
 
The proposed squaring circuit shown in Figure (3.10) is used to realize the proposed 
multiplying circuit. With reference to Figure (3.81), the circuit consists of two squaring 
circuits and one subtracting circuit. The two squaring circuits with input functions (X+Y) 
and (X-Y) can provide the squaring function (X+Y)
2
 and (X-Y)
2
 respectively. The 
subtracting circuit will produce the difference of the two squared signals to get at the end 
the multiplying function. To reduce the number of transistors of the circuit designed, 
transistors M1 and M2 are used as common transistors between tow squaring circuits. 
 
Figure 3.18 Proposed current-mode multiplied circuit 
 
According to the circuit schematic in Figure (3.81), the output current of the first 
squaring circuit is given by: 
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And the output current of the second squaring circuit is given by: 
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The output currents of the multiplier circuit can be written as: 
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Equation (3.158) can be rewritten as: 
 yxout IIkI   (3.159)  
where,    
 
   
  
It is clear that equation (3.159) implements a four quadrant current-mode multiplying 
circuit with compensation for error due to carrier mobility reduction. 
3.4.2 Simulation Results 
The proposed multiplying circuit was simulated using Tanner T-spice in 0.18µm CMOS 
process technology. The bias current is 60µA and the input currents (Ix, Iy) are swept from 
-20 to 20µA. The circuit is operated from 1.5V DC supply voltage and the aspect ratios of 
all transistors used are listed in table (3.6). The output current was measured by forcing it 
through a load resistor RL=10kΩ. 
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Table 3.6 Transistor aspect ratios of the multiplying circuit 
W/L 
(µm) 
W/L 
(µm) 
W/L 
(µm) 
W/L 
(µm) 
W/L 
(µm) 
M1        5.0/0.2 
M2        5.0/0.2 
M3        2.5/0.2 
M4        2.5/0.2 
M5        2.5/0.2 
M6        2.5/0.2 
M7        5.0/0.2 
M8       5.0/0.2 
M9        5.0/0.2 
M10      5.0/0.2 
M11      5.0/0.2 
M12      2.5/0.2 
M13 2.5/0.2 
M14   0.75/0.75 
M15  0.75/0.75 
M16       2.5/0.2 
M17      2.5/0.2 
M18       2.5/0.2 
M19       2.5/0.2 
M20       5.0/0.2 
M21       5.0/0.2 
M22       5.0/0.2 
M23       2.5/0.2 
M24       2.5/0.2 
M25     0.75/0.75 
M26   0.75/0.75 
M27   0.75/07.5 
M28   0.75/0.75 
 
The DC transfer characteristic of the multiplying circuit is shown in Figure (3.19). It is 
clear from the plot that the simulated result confirms the functionality of the developed 
design. Plot of the error between calculated and simulated results is shown in Figure 
(3.20). The maximum relative error is 1.8% and the maximum power consumption is 
700µW. 
 
Figure 3.19 Simulation result for DC transfer characteristics of the multiplying Circuit 
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Figure 3.20 The error of the proposed multiplying circuit 
 
The transient analysis was carried out when in the inputs Ix and Iy are sinusoidal signal 
with 1MHz frequency and different amplitude. Simulation result shown in Figure (3.21) 
confirms the functionality of the design.  
 
Figure 3.21 Simulation for transient analysis (a) Input signal (b) Output signal (c) Error 
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Simulation for temperature analysis was carried out. The temperature was swept from -
25C to 75 C in steps of 50C. The simulation result shown in Figure (3.22) confirms 
that the proposed circuit is sensitive to temperature variation. 
 
Figure 3.22 Simulation result for temperature variation of the multiplying Circuit 
 
The circuit was simulated for the frequency response. An AC input signal is applied to Ix 
and Iy=40µA DC and the frequency is swept from 10Hz to 10GHz. Simulation result 
shown in Figure (3.23) indicates the upper -3dB frequency is 230MHz. 
 
Figure 3.23 Frequency response of the proposed multiplying circuit 
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The proposed multiplying circuit can be used as Amplitude Modulation (AM). To 
simulate this application, two signal are used, one as carrier with 10MHz frequency and 
the other as signal with 500 kHz. The amplitude of both inputs is 40µAp-p. Simulation 
results for the input signal and amplitude modulator (AM) are shown in Figure (3.24). 
 
Figure 3.24 Modulated ac output current of the multiplying as amplitude modulation 
 
3.4.3 Mismatch Analysis 
In this section, the mismatch analysis of the proposed multiplying circuit will include the 
mobility parameter, transconductance parameter, threshold voltage and channel length of 
transistors in MTL will be carried out. 
3.4.3.1 Mobility Parameter Mismatch 
If it is assumed that the mobility parameter of transistors M1-M4, M16 and M17 of the 
proposed multiplying circuit is not perfectly matched, the output currents of the squaring 
can be written as: 
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The output current of the proposed multiplying circuit can be written as: 
21 ''' ooout III   (3.162)  
Combining equations (3.160), (3.161) and (3.162)
 
to get: 
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Equation (3.163) can be rewritten as: 
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The absolute error can be written as: 
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The advantage of using the function    22 YXYX  in the multiplier circuit is to 
cancel the offset error by eliminating the second term in equations (3.160) and (3.161). 
Consequently the proposed design is insensitive to the carrier mobility parameter 
mismatch. 
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3.4.3.2 Transconductance Parameter Mismatch 
The same analysis can be performed on the transconductance parameter, the output 
currents of the squaring can be written as: 
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Combining equations (3.162), (3.166) and (3.167)
 
to get: 
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Equation (3.168) can be rewritten as: 
B
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'   (3.169)  
The absolute error can be written as: 
0'  outouterror III  (3.170)  
This means that the mismatch in transconductance parameter will not degrade the 
accuracy of the proposed design. 
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3.4.3.3 Threshold Voltage Mismatch 
In the proposed multiplying circuit shown in Figure (3.21), if we consider that a worst 
case in which transistors M1and M4 in the MTL have threshold voltage mismatch. The 
output currents of the squarer can be written as: 
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Combining equations (3.162), (3.171) and (3.172)
 
to get: 
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Equation (3.173) can be rewritten as: 
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which results in an absolute error given by: 
y
B
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The current error quantity in equation (2.175) can be calculated such as: Iy=20µA, 
IB=60µA, β=86µA/V
2
 and mVVTH 41.0 , then the maximum error is 19.6nA which is 
corresponds to 0.6%. 
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However, in the proposed circuit, study of threshold mismatch for transistors M9 and 
M20 are critical in determining the accuracy of the proposed circuit because cancelation 
of the effect of the carrier mobility reduction is based on the assumption transistors are 
matched. If there is a mismatch, the output currents of the squaring circuit can be written 
as: 
 
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Combining equations (3.162), (3.176) and (3.177)
 
to get: 
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Equation (3.178) can be rewritten as: 
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(3.179)  
which results in an absolute error given by: 
yTHoutouterror IVIII  2'  (3.180)  
As an example, if Iy=20µA, θ=0.25V
-1 
and mVVTH 41.0 , the maximum error is 4.1nA 
which is equivalent to 0.12%. It is clear that the proposed design has very good 
performance with threshold voltage mismatch. 
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3.4.3.4 Channel Length Mismatch 
With reference to Figure (3.24), if we consider the mismatch in transistors M1and M4, 
the output currents of the squaring circuit can be written as: 
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Combining equations (3.160), (3.181) and (3.182), the output current of the proposed 
multiplying circuit can be written as:  
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Equation (3.183) can be rewritten as: 
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The absolute error is given as: 
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To evaluate the error due to channel length mismatch in equation (3.185), we consider 
Ix=20µA, Iy=20µA, β=86µA/V
2
, IB=60µA, θ =0.25V
-1
, L=0.2µm and mL 004.0 , then 
the maximum error is 55.6nA which corresponds to maximum error of 1.7%.  
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Also, if there is mismatch between M9 and M20, the output currents of the squaring 
circuit can be written as: 
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Combining equations (3.160), (3.186) and (3.187), the output current of the proposed 
multiplying circuit can be written as: 
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Equation (3.188) can be rewritten as: 
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The absolute error is given by: 
0'  outouterror III  (3.190)  
This means the proposed circuit has very good performance with channel length 
mismatch. 
As result, we can say that using the square-difference identity in the design of 
multiplying circuit reduces/cancels the errors resulting from the mismatch in carrier 
mobility parameter, transconductance parameter, threshold voltage, and channel length. 
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The proposed multiplier is compared with recently published works shown in Table (3.7). 
Comparing with references [20], [80], [86], the simulation results of the proposed circuit 
show a better performance in terms of supply voltage, input range, bandwidth, and silicon 
area. However, the advantages of the proposed circuit over the reference [81] are low 
power consumption, high relative error and small silicon area. Also comparing with 
reference [82], the proposed circuit has low supply voltage, wide input range and small 
silicon area. Finally, the proposed circuit is simulated using 0.18µm CMOS technology 
and it is used transistors with shorter channel-length (L=0.2µm) in comparison with 
previously published works shown in table (3.7) which used long channel-length 
transistors to reduce/cancel  the error caused by carrier mobility reduction and channel 
length modulation, and hence improve the accuracy of the designed circuits. 
Table 3.7 Comparison between the proposed multiplying and previously reported works 
Ref. 
Public. 
Year 
Type 
(In/Out) 
Tech.  
(µm) 
Minim.   
L (µm) 
Supply 
Voltage 
(V) 
Input 
Range 
(µA) 
Power 
Cons. 
(µW) 
Relative 
Error 
(%) 
-3 dB 
Frequency 
(MHz) 
Area  
(µm
2
) 
[20] 2009 CI/CO 0.35 - 3.3 ±10 240 1.15 44.9 - 
[80] 2009 CI/CO 0.35 - 3.3 ±10 340 1.1 41.8 - 
[81] 2010 CI/CO 0.35 0.7 1.5 ±20 1010 6.4 343 18603 
[82] 2012 CI/CO 0.25 - 2.5 ±10 168 - 278 331.5 
[86] 2009 CI/CO 0.35 0.7 3.0 10 - - 44 10000 
This 
Work 
2013 CI/CO 0.18 0.2 1.5 ±20 700 1.8 230 147 
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CHAPTER 4 
CONCLUSION AND FUTURE WORK 
4.1 Conclusions 
In this thesis, a new approach to compensate for the error resulting from carrier mobility 
reduction in circuits designed using short-channel MOSFET is developed. The approach 
is used in redesigning computational circuits based on MTL approach. This includes 
Square-rooting circuit, squaring circuit and multiplying circuit. The proposed circuits are 
designed using short channel MOSFETS in 0.18µm CMOS technology. The simulation 
results of the proposed square-rooting circuit have a better performance than prior art in 
terms of input range, bandwidth and silicon area. However, the major advantages of the 
proposed squaring circuit over previous circuits in terms of relative error, bandwidth and 
small silicon area. Comparing with most previous works, the proposed multiplier circuit 
has a better performance in terms of supply voltage, input range, bandwidth, and silicon 
area. Using the proposed blocks will enhance the accuracy of analog signal processing 
applications designed using short channel MOSFETS. 
 
4.2 Directions for Future Work 
There are some points to be looked at in the future;  
 Layout and post layout simulation for the proposed circuits   
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 Considering errors due to other short-channel effect.   
 Applying the technique for circuits design approaches other than MTL approach. 
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Appendix A 
The process parameters used for this work, TSMC 0.18μm Technology: 
 
.MODEL nenh NMOS (LEVEL   = 49 
+VERSION = 3.1             TNOM    = 27              TOX     = 4.1E-9 
+XJ      = 1E-7             NCH     = 2.3549E17       VTH0    = 0.3694303 
+K1      = 0.5789116       K2      = 1.110723E-3     K3      = 1E-3 
+K3B     = 0.0297124       W0      = 1E-7             NLX     = 2.037748E-7 
+DVT0W   = 0               DVT1W   = 0               DVT2W   = 0 
+DVT0    = 1.2953626       DVT1    = 0.3421545       DVT2    = 0.0395588 
+U0      = 293.1687573     UA      = -1.21942E-9     UB      = 2.325738E-18 
+UC      = 7.061289E-11    VSAT    = 1.676164E5      A0      = 2 
+AGS     = 0.4764546       B0      = 1.617101E-7     B1      = 5E-6 
+KETA    = -0.0138552      A1      = 1.09168E-3      A2      = 0.3303025 
+RDSW    = 105.6133217     PRWG    = 0.5              PRWB    = -0.2 
+WR      = 1                WINT    = 2.885735E-9     LINT    = 1.715622E-8 
+XL      = 0                XW = -1E-8            DWG= 2.754317E-9 
+DWB     = -3.690793E-9    VOFF    = -0.0948017      NFACTOR = 2.1860065 
+CIT     = 0                CDSC    = 2.4E-4          CDSCD   = 0 
+CDSCB   = 0               ETA0    = 2.665034E-3     ETAB    = 6.028975E-5 
+DSUB    = 0.0442223      PCLM    = 1.746064        PDIBLC1 = 0.3258185 
+PDIBLC2 = 2.701992E-3    PDIBLCB = -0.1            DROUT   = 0.9787232 
+PSCBE1  = 4.494778E10    PSCBE2  = 3.672074E-8     PVAG    = 0.0122755 
+DELTA   = 0.01            RSH     = 7                MOBMOD  = 1 
+PRT     = 0                UTE     = -1.5             KT1     = -0.11 
+KT1L    = 0                KT2     = 0.022            UA1     = 4.31E-9 
+UB1     = -7.61E-18       UC1     = -5.6E-11        AT      = 3.3E4 
+WL      = 0                WLN     = 1                WW      = 0 
+WWN     = 1               WWL     = 0                LL      = 0 
+LLN     = 1                LW      = 0                LWN     = 1 
+LWL     = 0                CAPMOD  = 2               XPART   = 0.5 
+CGDO    = 8.58E-10        CGSO    = 8.58E-10        CGBO    = 1E-12 
+CJ      = 9.471097E-4     PB      = 0.8              MJ      = 0.3726161 
+CJSW    = 1.905901E-10    PBSW    = 0.8              MJSW    = 0.1369758 
+CJSWG   = 3.3E-10         PBSWG   = 0.8             MJSWG   = 0.1369758 
+CF      = 0                PVTH0   = -5.105777E-3    PRDSW   = -1.1011726 
+PK2     = 2.247806E-3     WKETA   = -5.071892E-3    LKETA   = 5.324922E-4 
+PU0     = -4.0206081      PUA     = -4.48232E-11    PUB     = 5.018589E-24 
+PVSAT   = 2E3             PETA0   = 1E-4            PKETA   = -2.090695E-3    ) 
.MODEL penh PMOS (                                LEVEL   = 49 
+VERSION = 3.1             TNOM    = 27              TOX     = 4.1E-9 
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+XJ      = 1E-7             NCH     = 4.1589E17       VTH0    = -0.3823437 
+K1      = 0.5722049       K2      = 0.0219717       K3      = 0.1576753 
+K3B     = 4.2763642       W0      = 1E-6             NLX     = 1.104212E-7 
+DVT0W   = 0               DVT1W   = 0                DVT2W   = 0 
+DVT0    = 0.6234839       DVT1    = 0.2479255       DVT2    = 0.1 
+U0      = 109.4682454     UA      = 1.31646E-9      UB      = 1E-21 
+UC      = -1E-10          VSAT    = 1.054892E5      A0      = 1.5796859 
+AGS     = 0.3115024       B0      = 4.729297E-7     B1      = 1.446715E-6 
+KETA    = 0.0298609      A1      = 0.3886886       A2      = 0.4010376 
+RDSW    = 199.1594405     PRWG    = 0.5              PRWB    = -0.4947034 
+WR      = 1                WINT    = 0                LINT    = 2.93948E-8 
+XL      = 0                XW      = -1E-8            DWG     = -1.998034E-8 
+DWB     = -2.481453E-9    VOFF    = -0.0935653      NFACTOR = 2 
+CIT     = 0                CDSC    = 2.4E-4          CDSCD   = 0 
+CDSCB   = 0               ETA0    = 3.515392E-4     ETAB    = -4.804338E-4 
+DSUB    = 1.215087E-5     PCLM    = 0.96422         PDIBLC1 = 3.026627E-3 
+PDIBLC2 = -1E-5           PDIBLCB = -1E-3           DROUT   = 1.117016E-4 
+PSCBE1  = 7.999986E10    PSCBE2  = 8.271897E-10    PVAG    = 0.0190118 
+DELTA   = 0.01            RSH     = 8.1              MOBMOD  = 1 
+PRT     = 0                UTE     = -1.5             KT1     = -0.11 
+KT1L    = 0                KT2     = 0.022            UA1     = 4.31E-9 
+UB1     = -7.61E-18       UC1     = -5.6E-11        AT      = 3.3E4 
+WL      = 0                WLN     = 1                WW      = 0 
+WWN     = 1               WWL     = 0                LL      = 0 
+LLN     = 1                LW      = 0                LWN     = 1 
+LWL     = 0                CAPMOD  = 2               XPART   = 0.5 
+CGDO    = 7.82E-10        CGSO    = 7.82E-10        CGBO    = 1E-12 
+CJ      = 1.214428E-3     PB      = 0.8461606       MJ      = 0.4192076 
+CJSW    = 2.165642E-10    PBSW    = 0.8              MJSW    = 0.3202874 
+CJSWG   = 4.22E-10        PBSWG   = 0.8             MJSWG   = 0.3202874 
+CF      = 0                PVTH0   = 5.167913E-4     PRDSW   = 9.5068821 
+PK2     = 1.095907E-3     WKETA   = 0.0133232       LKETA   = -3.648003E-3 
+PU0     = -1.0674346      PUA     = -4.30826E-11    PUB     = 1E-21 
+PVSAT   = 50              PETA0   = 1E-4            PKETA   = -1.822724E-3) 
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Appendix B 
Monte Carlo simulation statements (T-Spice) for threshold voltage and channel length 
variations are used for this work. 
 
 (Square-rooting Circuit) 
***General*** 
.lib "rf018.l " TT 
.op 
.probe 
.option probev 
.option probei 
.option monteinfo=2 
*** Parameters *** 
.param L = 0.35u 
.param LO = 0.35u 
.param M = 2.5u 
.param MU = 5u 
.param O = 1u 
.param W = 5u 
.param WL = 2.5u 
.param dvthp1=MC_dvthp1 
.param MC_dvthp1=agauss(0,'0.41e-9/sqrt(M*L)',3)  {Gaussian distribution for threshold variation} 
.param dvthp4=MC_dvthp4 
.param MC_dvthp4=agauss(0,'0.41e-9/sqrt(MU*L)',3)  {Gaussian distribution for threshold variation} 
.param Lt=MC_Lp 
.param MC_Lp=gauss(0.35u,0.02,3) {Gaussian distribution for channel length variation} 
***Circuit*** 
M1 5 shift1 Vdd Vdd pch W=M L=L {I changed 9 to shift1when threshold voltage variation is used} 
M1 5 9 Vdd Vdd pch W=M L=Lt {If channel length variation is used} 
M2 Gnd 5 9 9 pch W=M L=L  
M3 7 7 Vdd Vdd pch W=MU L=L 
M4 4 shift4 7 7 pch W=MU L=L {I changed 5 to shift1when threshold voltage variation is used} 
M4 4 5 7 7 pch W=MU L=Lt {If channel length variation is used} 
M5 9 10 Vdd Vdd pch W=W L=L  
M6 10 10 Vdd Vdd pch W=W L=L 
M7 8 10 Vdd Vdd pch W=W L=L 
M8 5 1 Gnd Gnd nch W=W L=L  
M9 1 1 Gnd Gnd nch W=W L=L  
M10 4 1 Gnd Gnd nch W=W L=L 
M11 4 8 Gnd Gnd nch W=W L=L  
M12 8 8 Gnd Gnd nch W=W L=L  
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M13 6 1 Gnd Gnd nch W=WL L=L 
M14 6 8 Gnd Gnd nch W=WL L=L 
M15 6 7 Vdd Vdd pch W=MU L=L  
M16 3 3 Gnd Gnd nch W=O L=LO 
M17 6 6 3 3 nch W=O L=LO  
M18 2 3 Gnd Gnd nch W=O L=LO 
M19 11 6 2 2 nch W=O L=LO 
RRL Vdd N_11  R=10k  
VVdd Vdd Gnd  DC 2  
IIx Vdd 1  DC Ix  
IIy 10 Gnd  DC 3u  
vmc1 9 shift1 dvthp1 {9 is a number which is changed to shift1} 
vmc4 5 shift4 dvthp4 {{5 is a number which is changed to shift4} 
***Analysis*** 
.dc lin Ix 0 80uA 0.1uA sweep monte=100 
.measure dc Ix max id(MM19) 
.print dc id(MM19) 
.end 
 
 (Proposed Squaring Circuit) 
***General*** 
.lib "rf018.l " TT 
.op 
.probe 
.option probev 
.option probei 
.option monteinfo=2 
***Parameters*** 
.param Ix = 0u 
.param L = 0.2u 
.param LO = 0.485u 
.param M = 5u 
.param MU = 2.5u 
.param WO = 0.3u 
.param dvthp1=MC_dvthp1 
.param MC_dvthp1=agauss(0,'0.41e-9/sqrt(M*L)',3)  {Gaussian distribution for threshold variation} 
.param dvthp4=MC_dvthp4 
.param MC_dvthp4=agauss(0,'0.41e-9/sqrt(MU*L)',3) {Gaussian distribution for threshold variation} 
.param Lt=MC_Lp 
.param MC_Lp=gauss(0.2u,0.02,3) {Gaussian distribution for channel length variation}  
***Circuit*** 
M1 2 shift1 Vdd Vdd pch W=M L=L {I changed 2 to shift1when threshold voltage variation is used} 
M1 2 2 Vdd Vdd pch W=M L=L {If channel length variation is used} 
M2 3 3 2 2 pch W=M L=L  
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M3 6 6 Vdd Vdd pch W=MU L=L  
M4 4 shift4 6 6 pch W=MU L=L {I changed 3 to shift4when threshold voltage variation is used} 
M4 4 3 6 6 pch W=MU L=L {If channel length variation is used} 
M5 4 6 Vdd Vdd pch W=MU L=L  
M6 5 6 Vdd Vdd pch W=MU L=L  
M7 1 1 Gnd Gnd nch W=M L=L  
M8 3 1 Gnd Gnd nch W=M L=L  
M9 4 1 Gnd Gnd nch W=M L=L  
M10 5 1 Gnd Gnd nch W=MU L=L  
M11 5 8 Gnd Gnd nch W=MU L=L  
M12 8 8 Gnd Gnd nch W=M L=L  
M13 6 8 Gnd Gnd nch W=M L=L  
M14 5 5 Gnd Gnd nch W=WO L=LO  
M15 11 5 Gnd Gnd nch W=WO L=LO  
M16 8 8 9 9 pch W=M L=L 
M17 9 9 10 10 pch W=M L=L  
M19 10 10 Vdd Vdd pch W=M L=L 
M18 8 9 7 7 pch W=M L=L  
M20 7 10 Vdd Vdd pch W=M L=L  
RRL Vdd 11  R=10k 
VVDD Vdd Gnd  DC 1.5 
IIb Vdd 1  DC 60u 
IIx 9 Gnd  DC Ix  
vmc1 2 shift1 dvthp1 {2 is a number which is changed to shift1} 
vmc4 3 shift4 dvthp4 {3 is a number which is changed to shift4} 
***Analysis *** 
.dc lin Ix -40u 40u 0.1u sweep monte=100 
.measure dc Ix max id(MM15) 
.print dc id(MM15) 
.end 
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Appendix C 
Publications 
 
Patents/ Disclosures: 
[1] Munir Al-Absi and Ibrahim Ass-saban, " A new CMOS current mode squaring 
circuit with compensation for error due to carrier mobility reduction" filed with 
the U.S. Patent and Trademark Office (USPTO) on November 5, 2013, Docket # 
35000.34 
Refereed Journal /Magazine Articles: 
[1] Munir A. AL-Absi and Ibrahim As-sabban “A New Highly Accurate CMOS 
Current-Mode Four Quadrant Multiplier”, Arabian Journal for science and 
technology, published online, Dec 2014. 
[2] Munir A. AL-Absi and Ibrahim As-sabban “A  CMOS Current-mode Squaring 
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